os/kernelhwsrv/kernel/eka/nkern/x86/vectors.cpp
author sl@SLION-WIN7.fritz.box
Fri, 15 Jun 2012 03:10:57 +0200
changeset 0 bde4ae8d615e
permissions -rw-r--r--
First public contribution.
sl@0
     1
// Copyright (c) 1998-2009 Nokia Corporation and/or its subsidiary(-ies).
sl@0
     2
// All rights reserved.
sl@0
     3
// This component and the accompanying materials are made available
sl@0
     4
// under the terms of the License "Eclipse Public License v1.0"
sl@0
     5
// which accompanies this distribution, and is available
sl@0
     6
// at the URL "http://www.eclipse.org/legal/epl-v10.html".
sl@0
     7
//
sl@0
     8
// Initial Contributors:
sl@0
     9
// Nokia Corporation - initial contribution.
sl@0
    10
//
sl@0
    11
// Contributors:
sl@0
    12
//
sl@0
    13
// Description:
sl@0
    14
// e32\nkern\x86\vectors.cpp
sl@0
    15
// 
sl@0
    16
//
sl@0
    17
sl@0
    18
// NThreadBase member data
sl@0
    19
#define __INCLUDE_NTHREADBASE_DEFINES__
sl@0
    20
sl@0
    21
#include <x86.h>
sl@0
    22
#include "vectors.h"
sl@0
    23
sl@0
    24
#ifdef _DEBUG
sl@0
    25
#define __CHECK_LOCK_STATE__
sl@0
    26
#endif
sl@0
    27
sl@0
    28
void __X86VectorIrq();
sl@0
    29
void __X86VectorExc();
sl@0
    30
void __X86ExcFault(TAny*);
sl@0
    31
sl@0
    32
sl@0
    33
/** Register the global IRQ handler
sl@0
    34
	Called by the base port at boot time to bind the top level IRQ dispatcher
sl@0
    35
	to the X86 common IRQ handler. Should not be called at any other time.
sl@0
    36
sl@0
    37
	The handler specified will be called with IRQs disabled. ESP will point
sl@0
    38
	to the top of the interrupt stack. On entry to the handler EAX will point
sl@0
    39
	to a block of saved registers, as follows:
sl@0
    40
sl@0
    41
	[EAX+00h] = saved EDX
sl@0
    42
	[EAX+04h] = saved ECX
sl@0
    43
	[EAX+08h] = saved EAX
sl@0
    44
	[EAX+0Ch] = saved ES
sl@0
    45
	[EAX+10h] = saved DS
sl@0
    46
	[EAX+14h] = interrupt vector number
sl@0
    47
	[EAX+18h] = return EIP
sl@0
    48
	[EAX+1Ch] = return CS
sl@0
    49
	[EAX+20h] = return EFLAGS
sl@0
    50
	[EAX+24h] = return ESP if interrupt occurred while CPL>0
sl@0
    51
	[EAX+28h] = return SS if interrupt occurred while CPL>0
sl@0
    52
sl@0
    53
	The handler should preserve all registers other than EAX, ECX, EDX
sl@0
    54
	and should return using a standard RET instruction.
sl@0
    55
sl@0
    56
	@param	aHandler The address of the top level IRQ dispatcher routine
sl@0
    57
 */
sl@0
    58
EXPORT_C void X86::SetIrqHandler(TLinAddr aHandler)
sl@0
    59
	{
sl@0
    60
	X86_IrqHandler=aHandler;
sl@0
    61
	}
sl@0
    62
sl@0
    63
sl@0
    64
/** Return the address immediately after the end of the interrupt stack.
sl@0
    65
sl@0
    66
	@return Interrupt Stack Base + Interrupt Stack Size
sl@0
    67
 */
sl@0
    68
EXPORT_C TLinAddr X86::IrqStackTop(TInt /*aCpu*/)
sl@0
    69
	{
sl@0
    70
	return TLinAddr(X86_IrqStack) + IRQ_STACK_SIZE;
sl@0
    71
	}
sl@0
    72
sl@0
    73
sl@0
    74
void SetTrapGate(SX86Des* aEntry, PFV aHandler, TInt aDPL)
sl@0
    75
	{
sl@0
    76
	aEntry->iLow=(KRing0CS<<16)|(TUint32(aHandler)&0xffff);
sl@0
    77
	aEntry->iHigh=(TUint32(aHandler)&0xffff0000) | 0x8f00 | (aDPL<<13);
sl@0
    78
	}
sl@0
    79
sl@0
    80
void SetInterruptGate(SX86Des* aEntry, PFV aHandler, TInt aDPL)
sl@0
    81
	{
sl@0
    82
	aEntry->iLow=(KRing0CS<<16)|(TUint32(aHandler)&0xffff);
sl@0
    83
	aEntry->iHigh=(TUint32(aHandler)&0xffff0000) | 0x8e00 | (aDPL<<13);
sl@0
    84
	}
sl@0
    85
sl@0
    86
void SetTssDescriptor(SX86Des* aEntry, TX86Tss* aTss)
sl@0
    87
	{
sl@0
    88
	TUint addr3=TUint(aTss)>>24;
sl@0
    89
	TUint addr2=(TUint(aTss)>>16)&0xff;
sl@0
    90
	TUint addr01=TUint(aTss)&0xffff;
sl@0
    91
	aEntry->iLow=(addr01<<16)|(sizeof(TX86Tss)-1);
sl@0
    92
	aEntry->iHigh=(addr3<<24)|0x00108900|addr2;
sl@0
    93
	}
sl@0
    94
sl@0
    95
void X86::Init1Interrupts()
sl@0
    96
//
sl@0
    97
// Initialise the interrupt and exception vector handlers.
sl@0
    98
//
sl@0
    99
	{
sl@0
   100
//	TheIrqHandler=0;	// done by placing TheIrqHandler, TheFiqHandler in .bss
sl@0
   101
	__KTRACE_OPT(KBOOT,DEBUGPRINT(">X86::Init1Interrupts()"));
sl@0
   102
	memset(X86_IrqStack,0xaa,IRQ_STACK_SIZE);
sl@0
   103
sl@0
   104
#ifndef __STANDALONE_NANOKERNEL__
sl@0
   105
	TStackInfo& stackInfo =  TheSuperPage().iStackInfo;
sl@0
   106
	stackInfo.iIrqStackBase = X86_IrqStack;
sl@0
   107
	stackInfo.iIrqStackSize = IRQ_STACK_SIZE;
sl@0
   108
#endif
sl@0
   109
	
sl@0
   110
	TCpuPage& cp=X86::CpuPage();
sl@0
   111
	memclr(cp.iIdt, KIdtSize*sizeof(SX86Des));
sl@0
   112
	TInt i;
sl@0
   113
	for (i=0; i<64; i++)
sl@0
   114
		{
sl@0
   115
		if (i==0x03 || i==0x20 || i==0x21)
sl@0
   116
			SetTrapGate(cp.iIdt+i, TheExcVectors[i], 3);
sl@0
   117
		else if (i<0x20)
sl@0
   118
			SetTrapGate(cp.iIdt+i, TheExcVectors[i], 0);
sl@0
   119
		if (i>=0x30)
sl@0
   120
			SetInterruptGate(cp.iIdt+i, TheExcVectors[i], 0);
sl@0
   121
		}
sl@0
   122
	X86_IrqNestCount=-1;
sl@0
   123
	X86::DefaultCR0=get_cr0();
sl@0
   124
	memclr(&cp.iTss,sizeof(TX86Tss));
sl@0
   125
	cp.iTss.iCR3=get_cr3();
sl@0
   126
	cp.iTss.iSs0=KRing0DS;
sl@0
   127
	cp.iTss.iEsp0=get_esp();
sl@0
   128
	SetTssDescriptor(&cp.iGdt[5],&cp.iTss);
sl@0
   129
	X86_TSS_Ptr=&cp.iTss;
sl@0
   130
	__lidt(cp.iIdt,KIdtSize);
sl@0
   131
	__KTRACE_OPT(KBOOT,DEBUGPRINT("<X86::Init1Interrupts()"));
sl@0
   132
	}
sl@0
   133
sl@0
   134
sl@0
   135
/**	Return the current processor context type (thread, IDFC or interrupt)
sl@0
   136
sl@0
   137
	@return	A value from NKern::TContext enumeration (but never EEscaped)
sl@0
   138
	@pre	Any context
sl@0
   139
sl@0
   140
	@see	NKern::TContext
sl@0
   141
 */
sl@0
   142
EXPORT_C TInt NKern::CurrentContext()
sl@0
   143
	{
sl@0
   144
	if (X86_IrqNestCount >= 0)
sl@0
   145
		return NKern::EInterrupt;
sl@0
   146
	if (TheScheduler.iInIDFC)
sl@0
   147
		return NKern::EIDFC;
sl@0
   148
	return NKern::EThread;
sl@0
   149
	}
sl@0
   150
sl@0
   151
extern "C" void ExcFault(TAny*);
sl@0
   152
void __X86ExcFault(TAny* aInfo)
sl@0
   153
	{
sl@0
   154
	ExcFault(aInfo);
sl@0
   155
	}
sl@0
   156