|
sl@0
|
1 |
// Copyright (c) 1997-2009 Nokia Corporation and/or its subsidiary(-ies).
|
|
sl@0
|
2 |
// All rights reserved.
|
|
sl@0
|
3 |
// This component and the accompanying materials are made available
|
|
sl@0
|
4 |
// under the terms of the License "Eclipse Public License v1.0"
|
|
sl@0
|
5 |
// which accompanies this distribution, and is available
|
|
sl@0
|
6 |
// at the URL "http://www.eclipse.org/legal/epl-v10.html".
|
|
sl@0
|
7 |
//
|
|
sl@0
|
8 |
// Initial Contributors:
|
|
sl@0
|
9 |
// Nokia Corporation - initial contribution.
|
|
sl@0
|
10 |
//
|
|
sl@0
|
11 |
// Contributors:
|
|
sl@0
|
12 |
//
|
|
sl@0
|
13 |
// Description:
|
|
sl@0
|
14 |
//
|
|
sl@0
|
15 |
|
|
sl@0
|
16 |
#include <arm_mem.h>
|
|
sl@0
|
17 |
#include "execs.h"
|
|
sl@0
|
18 |
|
|
sl@0
|
19 |
|
|
sl@0
|
20 |
__NAKED__ TUint32 TTCR()
|
|
sl@0
|
21 |
{
|
|
sl@0
|
22 |
asm("mrc p15, 0, r0, c2, c0, 2 ");
|
|
sl@0
|
23 |
asm("and r0, r0, #7 "); // only bottom 3 bits are defined
|
|
sl@0
|
24 |
__JUMP(,lr);
|
|
sl@0
|
25 |
}
|
|
sl@0
|
26 |
|
|
sl@0
|
27 |
|
|
sl@0
|
28 |
__NAKED__ TUint32 CPUID(TInt /*aRegNum*/)
|
|
sl@0
|
29 |
{
|
|
sl@0
|
30 |
asm("movs r1, r0");
|
|
sl@0
|
31 |
asm("mrcmi p15, 0, r0, c0, c0, 0 "); // for -ve reg, return old CPUID register
|
|
sl@0
|
32 |
asm("mrceq p15, 0, r0, c0, c1, 0 ");
|
|
sl@0
|
33 |
asm("subs r1, r1, #1");
|
|
sl@0
|
34 |
asm("mrceq p15, 0, r0, c0, c1, 1 ");
|
|
sl@0
|
35 |
asm("subs r1, r1, #1");
|
|
sl@0
|
36 |
asm("mrceq p15, 0, r0, c0, c1, 2 ");
|
|
sl@0
|
37 |
asm("subs r1, r1, #1");
|
|
sl@0
|
38 |
asm("mrceq p15, 0, r0, c0, c1, 3 ");
|
|
sl@0
|
39 |
asm("subs r1, r1, #1");
|
|
sl@0
|
40 |
asm("mrceq p15, 0, r0, c0, c1, 4 ");
|
|
sl@0
|
41 |
asm("subs r1, r1, #1");
|
|
sl@0
|
42 |
asm("mrceq p15, 0, r0, c0, c1, 5 ");
|
|
sl@0
|
43 |
asm("subs r1, r1, #1");
|
|
sl@0
|
44 |
asm("mrceq p15, 0, r0, c0, c1, 6 ");
|
|
sl@0
|
45 |
asm("subs r1, r1, #1");
|
|
sl@0
|
46 |
asm("mrceq p15, 0, r0, c0, c1, 7 ");
|
|
sl@0
|
47 |
asm("subs r1, r1, #1");
|
|
sl@0
|
48 |
asm("mrceq p15, 0, r0, c0, c2, 0 ");
|
|
sl@0
|
49 |
asm("subs r1, r1, #1");
|
|
sl@0
|
50 |
asm("mrceq p15, 0, r0, c0, c2, 1 ");
|
|
sl@0
|
51 |
asm("subs r1, r1, #1");
|
|
sl@0
|
52 |
asm("mrceq p15, 0, r0, c0, c2, 2 ");
|
|
sl@0
|
53 |
asm("subs r1, r1, #1");
|
|
sl@0
|
54 |
asm("mrceq p15, 0, r0, c0, c2, 3 ");
|
|
sl@0
|
55 |
asm("subs r1, r1, #1");
|
|
sl@0
|
56 |
asm("mrceq p15, 0, r0, c0, c2, 4 ");
|
|
sl@0
|
57 |
asm("subs r1, r1, #1");
|
|
sl@0
|
58 |
asm("mrceq p15, 0, r0, c0, c2, 5 ");
|
|
sl@0
|
59 |
asm("subs r1, r1, #1");
|
|
sl@0
|
60 |
asm("mrceq p15, 0, r0, c0, c2, 6 ");
|
|
sl@0
|
61 |
asm("subs r1, r1, #1");
|
|
sl@0
|
62 |
asm("mrceq p15, 0, r0, c0, c2, 7 ");
|
|
sl@0
|
63 |
__JUMP(,lr);
|
|
sl@0
|
64 |
}
|
|
sl@0
|
65 |
|
|
sl@0
|
66 |
|
|
sl@0
|
67 |
__NAKED__ void UnlockIPCAlias()
|
|
sl@0
|
68 |
{
|
|
sl@0
|
69 |
asm("mrc p15, 0, r0, c3, c0, 0 ");
|
|
sl@0
|
70 |
asm("orr r0, r0, #%a0 " : : "i" (1 << (2*KIPCAliasDomain))); // Allow client access to Alias mappings
|
|
sl@0
|
71 |
asm("mcr p15, 0, r0, c3, c0, 0 ");
|
|
sl@0
|
72 |
__INST_SYNC_BARRIER_Z__(r0);
|
|
sl@0
|
73 |
__JUMP(,lr);
|
|
sl@0
|
74 |
}
|
|
sl@0
|
75 |
|
|
sl@0
|
76 |
__NAKED__ void LockIPCAlias()
|
|
sl@0
|
77 |
{
|
|
sl@0
|
78 |
asm("mrc p15, 0, r0, c3, c0, 0 ");
|
|
sl@0
|
79 |
asm("bic r0, r0, #%a0 " : : "i" (3 << (2*KIPCAliasDomain))); // Prevent access to Alias mappings
|
|
sl@0
|
80 |
asm("mcr p15, 0, r0, c3, c0, 0 ");
|
|
sl@0
|
81 |
__INST_SYNC_BARRIER_Z__(r0);
|
|
sl@0
|
82 |
__JUMP(,lr);
|
|
sl@0
|
83 |
}
|
|
sl@0
|
84 |
|
|
sl@0
|
85 |
|
|
sl@0
|
86 |
__NAKED__ void M::LockUserMemory()
|
|
sl@0
|
87 |
{
|
|
sl@0
|
88 |
USER_MEMORY_GUARD_ON(,r0,r0); // Prevent access to User mappings in domain 15
|
|
sl@0
|
89 |
__JUMP(,lr);
|
|
sl@0
|
90 |
}
|
|
sl@0
|
91 |
|
|
sl@0
|
92 |
|
|
sl@0
|
93 |
__NAKED__ void M::UnlockUserMemory()
|
|
sl@0
|
94 |
{
|
|
sl@0
|
95 |
USER_MEMORY_GUARD_OFF(,r0,r0); // Allow access to User mappings in domain 15
|
|
sl@0
|
96 |
__JUMP(,lr);
|
|
sl@0
|
97 |
}
|
|
sl@0
|
98 |
|
|
sl@0
|
99 |
|
|
sl@0
|
100 |
__NAKED__ void UserWriteFault(TLinAddr /*aAddr*/)
|
|
sl@0
|
101 |
{
|
|
sl@0
|
102 |
asm("strbt r1,[r0]");
|
|
sl@0
|
103 |
__JUMP(,lr);
|
|
sl@0
|
104 |
}
|
|
sl@0
|
105 |
|
|
sl@0
|
106 |
__NAKED__ void UserReadFault(TLinAddr /*aAddr*/)
|
|
sl@0
|
107 |
{
|
|
sl@0
|
108 |
asm("ldrbt r1,[r0]");
|
|
sl@0
|
109 |
__JUMP(,lr);
|
|
sl@0
|
110 |
}
|
|
sl@0
|
111 |
|
|
sl@0
|
112 |
|
|
sl@0
|
113 |
extern "C" __NAKED__ void __e32_instruction_barrier()
|
|
sl@0
|
114 |
{
|
|
sl@0
|
115 |
__INST_SYNC_BARRIER_Z__(r0);
|
|
sl@0
|
116 |
__JUMP(,lr);
|
|
sl@0
|
117 |
}
|
|
sl@0
|
118 |
|