|
sl@0
|
1 |
// Copyright (c) 1997-2009 Nokia Corporation and/or its subsidiary(-ies).
|
|
sl@0
|
2 |
// All rights reserved.
|
|
sl@0
|
3 |
// This component and the accompanying materials are made available
|
|
sl@0
|
4 |
// under the terms of the License "Eclipse Public License v1.0"
|
|
sl@0
|
5 |
// which accompanies this distribution, and is available
|
|
sl@0
|
6 |
// at the URL "http://www.eclipse.org/legal/epl-v10.html".
|
|
sl@0
|
7 |
//
|
|
sl@0
|
8 |
// Initial Contributors:
|
|
sl@0
|
9 |
// Nokia Corporation - initial contribution.
|
|
sl@0
|
10 |
//
|
|
sl@0
|
11 |
// Contributors:
|
|
sl@0
|
12 |
//
|
|
sl@0
|
13 |
// Description:
|
|
sl@0
|
14 |
// e32\memmodel\epoc\direct\arm\xsched.cia
|
|
sl@0
|
15 |
//
|
|
sl@0
|
16 |
//
|
|
sl@0
|
17 |
|
|
sl@0
|
18 |
#include <e32cia.h>
|
|
sl@0
|
19 |
#include <arm_mem.h>
|
|
sl@0
|
20 |
|
|
sl@0
|
21 |
#define iMState iWaitLink.iSpare1
|
|
sl@0
|
22 |
|
|
sl@0
|
23 |
#ifdef __SCHEDULER_MACHINE_CODED__
|
|
sl@0
|
24 |
|
|
sl@0
|
25 |
#if defined(_DEBUG)
|
|
sl@0
|
26 |
extern "C" void __DebugMsgRequestComplete(TInt a0, TInt a1, TInt a2);
|
|
sl@0
|
27 |
extern "C" void __DebugMsgReqCompleteWrite(TInt a0, TInt a1, TInt a2);
|
|
sl@0
|
28 |
#endif
|
|
sl@0
|
29 |
|
|
sl@0
|
30 |
__NAKED__ void DThread::RequestComplete(TRequestStatus*& /*aStatus*/, TInt /*aReason*/)
|
|
sl@0
|
31 |
//
|
|
sl@0
|
32 |
// Signal this threads request semaphore.
|
|
sl@0
|
33 |
//
|
|
sl@0
|
34 |
{
|
|
sl@0
|
35 |
ASM_DEBUG2(DThreadRequestComplete,r0,lr);
|
|
sl@0
|
36 |
|
|
sl@0
|
37 |
asm("ldr r3, [r1] "); // r3 points to TRequestStatus
|
|
sl@0
|
38 |
asm("mov r12, #0 ");
|
|
sl@0
|
39 |
asm("str r12, [r1] "); // aStatus=NULL
|
|
sl@0
|
40 |
|
|
sl@0
|
41 |
asm(".global _asm_RequestComplete ");
|
|
sl@0
|
42 |
asm("_asm_RequestComplete: ");
|
|
sl@0
|
43 |
|
|
sl@0
|
44 |
#ifdef BTRACE_REQUESTS
|
|
sl@0
|
45 |
asm("stmdb sp!,{r0-r3,lr}");
|
|
sl@0
|
46 |
asm("mov r1,r3");
|
|
sl@0
|
47 |
asm("mov r3,r2"); // arg3 = aReason
|
|
sl@0
|
48 |
asm("mov r2,r1"); // arg2 = aStatus
|
|
sl@0
|
49 |
asm("add r1,r0,#%a0" : : "i" _FOFF(DThread,iNThread)); // arg1 = &this->iNThread
|
|
sl@0
|
50 |
asm("ldr r0,_threadReqequestCompleteTraceHeader"); // arg0 = header
|
|
sl@0
|
51 |
asm("bl " CSM_ZN6BTrace4OutXEmmmm);
|
|
sl@0
|
52 |
asm("ldmia sp!,{r0-r3,lr}");
|
|
sl@0
|
53 |
#endif
|
|
sl@0
|
54 |
|
|
sl@0
|
55 |
ASM_DEBUG3(RequestComplete,r0,r3,r2);
|
|
sl@0
|
56 |
asm("ldrb r12, [r0, #%a0]" : : "i" _FOFF(DThread,iMState));
|
|
sl@0
|
57 |
asm("add r0, r0, #%a0" : : "i" _FOFF(DThread,iNThread));
|
|
sl@0
|
58 |
asm("cmp r12, #%a0" : : "i" (DThread::EDead)); // test if iMState=EDead
|
|
sl@0
|
59 |
asm("beq " CSM_ZN5NKern12UnlockSystemEv ); // if it is, finish
|
|
sl@0
|
60 |
asm("tst r3, #3 "); // check address aligned
|
|
sl@0
|
61 |
asm("streq r2, [r3] "); // if so, write completion code
|
|
sl@0
|
62 |
asm("moveq r1, #0 "); // and signal thread
|
|
sl@0
|
63 |
asm("beq " CSM_ZN5NKern19ThreadRequestSignalEP7NThreadP10NFastMutex );
|
|
sl@0
|
64 |
asm("b " CSM_ZN5NKern12UnlockSystemEv ); // bad address, just finish.
|
|
sl@0
|
65 |
#ifdef BTRACE_REQUESTS
|
|
sl@0
|
66 |
asm("_threadReqequestCompleteTraceHeader:");
|
|
sl@0
|
67 |
asm(".word %a0" : : "i" (BTRACE_HEADER_C(16,BTrace::ERequests,BTrace::ERequestComplete)));
|
|
sl@0
|
68 |
#endif
|
|
sl@0
|
69 |
}
|
|
sl@0
|
70 |
|
|
sl@0
|
71 |
#endif
|
|
sl@0
|
72 |
|