os/kernelhwsrv/kerneltest/e32test/nkernsa/arm/armutils.cia
author sl@SLION-WIN7.fritz.box
Fri, 15 Jun 2012 03:10:57 +0200
changeset 0 bde4ae8d615e
permissions -rw-r--r--
First public contribution.
sl@0
     1
// Copyright (c) 2008-2009 Nokia Corporation and/or its subsidiary(-ies).
sl@0
     2
// All rights reserved.
sl@0
     3
// This component and the accompanying materials are made available
sl@0
     4
// under the terms of the License "Eclipse Public License v1.0"
sl@0
     5
// which accompanies this distribution, and is available
sl@0
     6
// at the URL "http://www.eclipse.org/legal/epl-v10.html".
sl@0
     7
//
sl@0
     8
// Initial Contributors:
sl@0
     9
// Nokia Corporation - initial contribution.
sl@0
    10
//
sl@0
    11
// Contributors:
sl@0
    12
//
sl@0
    13
// Description:
sl@0
    14
// e32test\nkernsa\arm\armutils.cia
sl@0
    15
// 
sl@0
    16
//
sl@0
    17
sl@0
    18
#include <arm.h>
sl@0
    19
#include <nktest/nkutils.h>
sl@0
    20
#include <e32cia.h>
sl@0
    21
sl@0
    22
#ifdef __SMP__
sl@0
    23
#include <arm_tmr.h>
sl@0
    24
#endif
sl@0
    25
sl@0
    26
extern "C" {
sl@0
    27
sl@0
    28
void thread_request_signal(NThread* aThread);
sl@0
    29
sl@0
    30
extern TUint64 fcf;
sl@0
    31
extern TUint32 nfcf;
sl@0
    32
extern TUint32 nfcfs;
sl@0
    33
sl@0
    34
__NAKED__ void __cpu_idle()
sl@0
    35
	{
sl@0
    36
	ARM_WFI;
sl@0
    37
	__JUMP(,lr);
sl@0
    38
	}
sl@0
    39
sl@0
    40
__NAKED__ void __cpu_yield()
sl@0
    41
	{
sl@0
    42
	ARM_YIELD;
sl@0
    43
	__JUMP(,lr);
sl@0
    44
	}
sl@0
    45
sl@0
    46
__NAKED__ TLinAddr __stack_pointer()
sl@0
    47
	{
sl@0
    48
	asm("mov	r0, sp ");
sl@0
    49
	__JUMP(,lr);
sl@0
    50
	}
sl@0
    51
sl@0
    52
__NAKED__ TUint32 __cpu_status_reg()
sl@0
    53
	{
sl@0
    54
	asm("mrs	r0, cpsr ");
sl@0
    55
	__JUMP(,lr);
sl@0
    56
	}
sl@0
    57
sl@0
    58
__NAKED__ TUint32 __cpu_id()
sl@0
    59
	{
sl@0
    60
	asm("mrc	p15, 0, r0, c0, c0, 5 ");
sl@0
    61
	__JUMP(,lr);
sl@0
    62
	}
sl@0
    63
sl@0
    64
__NAKED__ TUint32 __trace_cpu_num()
sl@0
    65
	{
sl@0
    66
	asm("mrc	p15, 0, r0, c0, c0, 5 ");
sl@0
    67
	asm("and	r0, r0, #15 ");
sl@0
    68
	__JUMP(,lr);
sl@0
    69
	}
sl@0
    70
sl@0
    71
__NAKED__ TUint32 __get_rwno_tid()
sl@0
    72
	{
sl@0
    73
	GET_RWNO_TID(,r0);
sl@0
    74
	__JUMP(,lr);
sl@0
    75
	}
sl@0
    76
sl@0
    77
__NAKED__ TUint32 __get_static_data()
sl@0
    78
	{
sl@0
    79
	asm("ldr	r0, 1f ");
sl@0
    80
	asm("ldr	r0, [r0] ");
sl@0
    81
	__JUMP(,lr);
sl@0
    82
	asm("1:		");
sl@0
    83
	asm(".word	%a0" : : "i" ((TInt)&TheScheduler));
sl@0
    84
	}
sl@0
    85
sl@0
    86
#ifdef __SMP__
sl@0
    87
__NAKED__ TUint32 __get_local_timer_address()
sl@0
    88
	{
sl@0
    89
	GET_RWNO_TID(,r0);
sl@0
    90
	asm("nop ");
sl@0
    91
	asm("nop ");
sl@0
    92
	asm("nop ");
sl@0
    93
	asm("ldr	r0, [r0, #%a0]" : : "i" _FOFF(TSubScheduler,i_LocalTimerAddr));
sl@0
    94
	asm("nop ");
sl@0
    95
	asm("nop ");
sl@0
    96
	asm("nop ");
sl@0
    97
	__JUMP(,lr);
sl@0
    98
	}
sl@0
    99
sl@0
   100
__NAKED__ TUint32 __get_local_timer_count()
sl@0
   101
	{
sl@0
   102
	GET_RWNO_TID(,r0);
sl@0
   103
	asm("nop ");
sl@0
   104
	asm("nop ");
sl@0
   105
	asm("nop ");
sl@0
   106
	asm("ldr	r1, [r0, #%a0]" : : "i" _FOFF(TSubScheduler,i_LocalTimerAddr));
sl@0
   107
	asm("nop ");
sl@0
   108
	asm("nop ");
sl@0
   109
	asm("nop ");
sl@0
   110
	asm("ldr	r0, [r1, #%a0]" : : "i" _FOFF(ArmLocalTimer,iTimerCount));
sl@0
   111
	asm("cmp	r0, #0 ");
sl@0
   112
	__JUMP(,lr);
sl@0
   113
	}
sl@0
   114
sl@0
   115
__NAKED__ TUint32 __set_local_timer_count()
sl@0
   116
	{
sl@0
   117
	GET_RWNO_TID(,r0);
sl@0
   118
	asm("nop ");
sl@0
   119
	asm("nop ");
sl@0
   120
	asm("nop ");
sl@0
   121
	asm("ldr	r1, [r0, #%a0]" : : "i" _FOFF(TSubScheduler,i_LocalTimerAddr));
sl@0
   122
	asm("nop ");
sl@0
   123
	asm("nop ");
sl@0
   124
	asm("nop ");
sl@0
   125
	asm("ldr	r0, [r1, #%a0]" : : "i" _FOFF(ArmLocalTimer,iTimerCount));
sl@0
   126
	asm("str	r0, [r1, #%a0]" : : "i" _FOFF(ArmLocalTimer,iTimerCount));
sl@0
   127
	__JUMP(,lr);
sl@0
   128
	}
sl@0
   129
sl@0
   130
__NAKED__ TUint32 __swp_local_timer_count()
sl@0
   131
	{
sl@0
   132
	GET_RWNO_TID(,r0);
sl@0
   133
	asm("nop ");
sl@0
   134
	asm("nop ");
sl@0
   135
	asm("nop ");
sl@0
   136
	asm("ldr	r1, [r0, #%a0]" : : "i" _FOFF(TSubScheduler,i_LocalTimerAddr));
sl@0
   137
	asm("nop ");
sl@0
   138
	asm("nop ");
sl@0
   139
	asm("nop ");
sl@0
   140
	asm("ldr	r0, [r1, #%a0]!" : : "i" _FOFF(ArmLocalTimer,iTimerCount));
sl@0
   141
	asm("swp	r0, r0, [r1] ");
sl@0
   142
	__JUMP(,lr);
sl@0
   143
	}
sl@0
   144
#endif
sl@0
   145
sl@0
   146
TUint32 __NAKED__ norm_fast_counter()
sl@0
   147
	{
sl@0
   148
	asm("str	lr, [sp, #-4]! ");
sl@0
   149
	asm("bl "	CSM_CFUNC(fast_counter));
sl@0
   150
	asm("ldr	r2, __nfcfs ");
sl@0
   151
	asm("ldr	r2, [r2] ");
sl@0
   152
	asm("rsb	r3, r2, #32 ");
sl@0
   153
	asm("mov	r0, r0, lsr r2 ");
sl@0
   154
	asm("orr	r0, r0, r1, lsl r3 ");
sl@0
   155
	__POPRET("");
sl@0
   156
sl@0
   157
	asm("__nfcfs: ");
sl@0
   158
	asm(".word nfcfs ");
sl@0
   159
	}
sl@0
   160
sl@0
   161
__NAKED__ TUint32 set_bit0_if_nonnull(TUint32&)
sl@0
   162
	{
sl@0
   163
	__DATA_MEMORY_BARRIER_Z__(r12);
sl@0
   164
	asm("mov	r3, r0 ");
sl@0
   165
	asm("1: ");
sl@0
   166
	LDREX(0,3);
sl@0
   167
	asm("movs	r1, r0 ");
sl@0
   168
	asm("beq	2f ");
sl@0
   169
	asm("orr	r1, r1, #1 ");
sl@0
   170
	STREX(12,1,3);
sl@0
   171
	asm("cmp	r12, #0 ");
sl@0
   172
	asm("bne	1b ");
sl@0
   173
	asm("2: ");
sl@0
   174
	__DATA_MEMORY_BARRIER_Z__(r12);
sl@0
   175
	__JUMP(,lr);
sl@0
   176
	}
sl@0
   177
sl@0
   178
__NAKED__ void flip_bit0(TUint32&)
sl@0
   179
	{
sl@0
   180
	__DATA_MEMORY_BARRIER_Z__(r12);
sl@0
   181
	asm("1: ");
sl@0
   182
	LDREX(1,0);
sl@0
   183
	asm("eor	r1, r1, #1 ");
sl@0
   184
	STREX(12,1,0);
sl@0
   185
	asm("cmp	r12, #0 ");
sl@0
   186
	asm("bne	1b ");
sl@0
   187
	__DATA_MEMORY_BARRIER__(r12);
sl@0
   188
	__JUMP(,lr);
sl@0
   189
	}
sl@0
   190
sl@0
   191
__NAKED__ TUint32 swap_out_if_bit0_clear(TUint32&)
sl@0
   192
	{
sl@0
   193
	__DATA_MEMORY_BARRIER_Z__(r12);
sl@0
   194
	asm("mov	r3, r0 ");
sl@0
   195
	asm("1: ");
sl@0
   196
	LDREX(0,3);
sl@0
   197
	asm("tst	r0, #1 ");
sl@0
   198
	asm("bne	2f ");
sl@0
   199
	STREX(2,12,3);
sl@0
   200
	asm("cmp	r2, #0 ");
sl@0
   201
	asm("bne	1b ");
sl@0
   202
	asm("2: ");
sl@0
   203
	__DATA_MEMORY_BARRIER_Z__(r12);
sl@0
   204
	__JUMP(,lr);
sl@0
   205
	}
sl@0
   206
sl@0
   207
__NAKED__ TUint32 __cpsr()
sl@0
   208
	{
sl@0
   209
	asm("mrs	r0, cpsr ");
sl@0
   210
	__JUMP(,lr);
sl@0
   211
	}
sl@0
   212
}
sl@0
   213
sl@0
   214
__NAKED__ void RequestComplete(NThread* /*aThread*/, NRequestStatus*& /*aStatus*/, TInt /*aValue*/)
sl@0
   215
	{
sl@0
   216
	__DATA_MEMORY_BARRIER_Z__(r12);
sl@0
   217
	asm("str	lr, [sp, #-4]! ");
sl@0
   218
	asm("1: ");
sl@0
   219
	LDREX(3,1);
sl@0
   220
	STREX(14,12,1);
sl@0
   221
	asm("cmp	r14, #0 ");
sl@0
   222
	asm("bne	1b ");
sl@0
   223
	asm("cmp	r3, #0 ");
sl@0
   224
	asm("ldr	lr, [sp], #4 ");
sl@0
   225
	asm("strne	r2, [r3] ");
sl@0
   226
	asm("bne "	CSM_CFUNC(thread_request_signal));
sl@0
   227
	__JUMP(,lr);
sl@0
   228
	}
sl@0
   229
sl@0
   230