os/kernelhwsrv/kernel/eka/nkernsmp/nkern.mmp
author sl@SLION-WIN7.fritz.box
Fri, 15 Jun 2012 03:10:57 +0200
changeset 0 bde4ae8d615e
permissions -rw-r--r--
First public contribution.
sl@0
     1
// Copyright (c) 1997-2009 Nokia Corporation and/or its subsidiary(-ies).
sl@0
     2
// All rights reserved.
sl@0
     3
// This component and the accompanying materials are made available
sl@0
     4
// under the terms of the License "Eclipse Public License v1.0"
sl@0
     5
// which accompanies this distribution, and is available
sl@0
     6
// at the URL "http://www.eclipse.org/legal/epl-v10.html".
sl@0
     7
//
sl@0
     8
// Initial Contributors:
sl@0
     9
// Nokia Corporation - initial contribution.
sl@0
    10
//
sl@0
    11
// Contributors:
sl@0
    12
//
sl@0
    13
// Description:
sl@0
    14
// e32/nkernsmp/nkern.mmp
sl@0
    15
// 
sl@0
    16
//
sl@0
    17
sl@0
    18
sourcepath				../nkernsmp
sl@0
    19
source					nkern.cpp nkerns.cpp sched.cpp dfcs.cpp nk_timer.cpp nk_irq.cpp
sl@0
    20
sl@0
    21
#ifdef MARM
sl@0
    22
sourcepath				../common/arm
sl@0
    23
source					atomics.cia
sl@0
    24
sourcepath				../nkernsmp/arm
sl@0
    25
source					vectors.cia ncsched.cpp ncsched.cia nctimer.cia ncutilf.cia ncirq.cpp ncirq.cia ncthrd.cia
sl@0
    26
source					ncutils.cia ncutils.cpp ncthrd.cpp ncglob.cpp nccpu.cpp nccpu.cia
sl@0
    27
sl@0
    28
sl@0
    29
#elif defined(X86)
sl@0
    30
#if defined(GCC32)
sl@0
    31
sourcepath				../common/x86
sl@0
    32
source					atomics.cia
sl@0
    33
#elif defined(VC32)
sl@0
    34
sourcepath				../common/win32
sl@0
    35
source					atomics.cpp
sl@0
    36
#endif
sl@0
    37
sourcepath				../nkernsmp/x86
sl@0
    38
source					ncsched.cpp ncsched.cia ncthrd.cpp ncthrd.cia vectors.cpp vectors.cia
sl@0
    39
source					ncutilf.cpp ncutilf.cia ncutils.cpp ncutils.cia nccpu.cpp nccpu.cia
sl@0
    40
source					ncirq.cpp ncirq.cia ncglob.cpp
sl@0
    41
sl@0
    42
#elif defined(WINS)
sl@0
    43
#error	No SMP on WINS
sl@0
    44
#endif
sl@0
    45
sl@0
    46
START ARMCC
sl@0
    47
ARMRT
sl@0
    48
#ifdef ARMCC_2
sl@0
    49
ARMLIBS					c_a__un.l cpprt_a__u.l
sl@0
    50
#ifndef ARMCC_2_1
sl@0
    51
ARMLIBS					h_a__un.l 
sl@0
    52
#endif
sl@0
    53
#else
sl@0
    54
ARMLIBS					c_4.l     h_4.l     cpprt_4.l
sl@0
    55
#endif
sl@0
    56
END
sl@0
    57