os/kernelhwsrv/kerneltest/e32test/dmav2/cap_reqs.h
author sl
Tue, 10 Jun 2014 14:32:02 +0200
changeset 1 260cb5ec6c19
permissions -rw-r--r--
Update contrib.
sl@0
     1
/*
sl@0
     2
* Copyright (c) 2009 Nokia Corporation and/or its subsidiary(-ies).
sl@0
     3
* All rights reserved.
sl@0
     4
* This component and the accompanying materials are made available
sl@0
     5
* under the terms of "Eclipse Public License v1.0"
sl@0
     6
* which accompanies this distribution, and is available
sl@0
     7
* at the URL "http://www.eclipse.org/legal/epl-v10.html".
sl@0
     8
*
sl@0
     9
* Initial Contributors:
sl@0
    10
* Nokia Corporation - initial contribution.
sl@0
    11
*
sl@0
    12
* Contributors:
sl@0
    13
*
sl@0
    14
* Description: Contains TDmaCapability and associated definitions.
sl@0
    15
* These are used by the DMA tests in test_cases.cpp to express dependancies
sl@0
    16
* on various DMA controller/channel capabilities
sl@0
    17
*
sl@0
    18
*/
sl@0
    19
#ifndef __CAP_REQS_H__
sl@0
    20
#define __CAP_REQS_H__
sl@0
    21
sl@0
    22
#include <e32std.h>
sl@0
    23
sl@0
    24
/**
sl@0
    25
The various types of requirement on a
sl@0
    26
value that can be specified by a TDmaCapability
sl@0
    27
*/
sl@0
    28
enum TCapsReqType
sl@0
    29
		{
sl@0
    30
		EEqual, EGTE /* >= */, ELTE /* <= */, EBitsSet, EBitsClear
sl@0
    31
		};
sl@0
    32
sl@0
    33
/**
sl@0
    34
Enumerates all the various DMA channel capabilities
sl@0
    35
*/
sl@0
    36
enum TCapsReq
sl@0
    37
		{
sl@0
    38
		ENone,
sl@0
    39
		EChannelPriorities,
sl@0
    40
		EChannelPauseAndResume,
sl@0
    41
		EAddrAlignedToElementSize,
sl@0
    42
		E1DAddressing,
sl@0
    43
		E2DAddressing,
sl@0
    44
		ESynchronizationTypes,
sl@0
    45
		EBurstTransactions,
sl@0
    46
		EDescriptorInterrupt,
sl@0
    47
		EFrameInterrupt,
sl@0
    48
		ELinkedListPausedInterrupt,
sl@0
    49
		EEndiannessConversion,
sl@0
    50
		EGraphicsOps,
sl@0
    51
		ERepeatingTransfers,
sl@0
    52
		EChannelLinking,
sl@0
    53
		EHwDescriptors,
sl@0
    54
		ESrcDstAsymmetry,
sl@0
    55
		EAsymHwDescriptors,
sl@0
    56
		EBalancedAsymSegments,
sl@0
    57
		EAsymCompletionInterrupt,
sl@0
    58
		EAsymDescriptorInterrupt,
sl@0
    59
		EAsymFrameInterrupt,
sl@0
    60
		EPilVersion,
sl@0
    61
		};
sl@0
    62
sl@0
    63
enum TResult {ERun=0, ESkip=1, EFail=2}; //The ordering of these should not be changed
sl@0
    64
sl@0
    65
struct SDmacCaps;
sl@0
    66
struct TDmacTestCaps;
sl@0
    67
sl@0
    68
/**
sl@0
    69
Represents a requirement for some DMA capability
sl@0
    70
to be either present or not present, less than, equal to, or
sl@0
    71
greater than some value, or to have certain bits in a mask
sl@0
    72
set or unset.
sl@0
    73
*/
sl@0
    74
struct TDmaCapability
sl@0
    75
	{
sl@0
    76
	TDmaCapability()
sl@0
    77
		:iCapsReq(ENone), iCapsReqType(EEqual), iValue(ETrue), iFail(EFalse)
sl@0
    78
		{}
sl@0
    79
sl@0
    80
	TDmaCapability(TCapsReq aReq, TCapsReqType aReqType, TUint aValue, TBool aFail)
sl@0
    81
		:iCapsReq(aReq), iCapsReqType(aReqType), iValue(aValue), iFail(aFail)
sl@0
    82
		{}
sl@0
    83
sl@0
    84
	static void SelfTest();
sl@0
    85
sl@0
    86
	/**
sl@0
    87
	Compares the requirements held in the struct
sl@0
    88
	against those described in aChannelCaps and makes a decision
sl@0
    89
	as to whether this test case should be run, skipped, or failed.
sl@0
    90
	*/
sl@0
    91
	TResult CompareToDmaCaps(const SDmacCaps& aChannelCaps) const;
sl@0
    92
	TResult CompareToDmaCaps(const TDmacTestCaps& aChannelCaps) const;
sl@0
    93
sl@0
    94
private:
sl@0
    95
	TBool RequirementSatisfied(const SDmacCaps& aChannelCaps) const;
sl@0
    96
	TBool RequirementSatisfied(const TDmacTestCaps& aChannelCaps) const;
sl@0
    97
sl@0
    98
	TBool TestValue(TUint aValue) const;
sl@0
    99
sl@0
   100
public:
sl@0
   101
	TCapsReq		iCapsReq;
sl@0
   102
	TCapsReqType	iCapsReqType;
sl@0
   103
	TUint			iValue;
sl@0
   104
	// if HW capability is not available:-
sl@0
   105
	// 	ETrue - Fail the test
sl@0
   106
	//	EFalse - Skip the test
sl@0
   107
	TBool			iFail;
sl@0
   108
	};
sl@0
   109
sl@0
   110
//A set of DMA capability requirements
sl@0
   111
const TDmaCapability none(ENone, EEqual, 0, ETrue);
sl@0
   112
sl@0
   113
const TDmaCapability pauseRequired(EChannelPauseAndResume, EEqual, ETrue, ETrue);
sl@0
   114
const TDmaCapability pauseRequired_skip(EChannelPauseAndResume, EEqual, ETrue, EFalse);
sl@0
   115
const TDmaCapability pauseNotWanted(EChannelPauseAndResume, EEqual, EFalse, ETrue);
sl@0
   116
sl@0
   117
const TDmaCapability hwDesNotWanted(EHwDescriptors, EEqual, EFalse, ETrue);
sl@0
   118
const TDmaCapability hwDesNotWanted_skip(EHwDescriptors, EEqual, EFalse, EFalse);
sl@0
   119
const TDmaCapability hwDesWanted(EHwDescriptors, EEqual, ETrue, ETrue);
sl@0
   120
const TDmaCapability hwDesWanted_skip(EHwDescriptors, EEqual, ETrue, EFalse);
sl@0
   121
sl@0
   122
const TDmaCapability cap_2DRequired(E2DAddressing, EEqual, ETrue, EFalse);
sl@0
   123
sl@0
   124
const TDmaCapability capEqualV1(EPilVersion, EEqual, 1, EFalse);
sl@0
   125
const TDmaCapability capEqualV2(EPilVersion, EEqual, 2, EFalse);
sl@0
   126
const TDmaCapability capEqualV2Fatal(EPilVersion, EEqual, 2, ETrue);
sl@0
   127
sl@0
   128
const TDmaCapability capAboveV1(EPilVersion, EGTE, 2, EFalse);
sl@0
   129
const TDmaCapability capBelowV2(EPilVersion, ELTE, 1, EFalse);
sl@0
   130
#endif // #ifdef __CAP_REQS_H__