Release version 0.1.8. Added support for W83627DHG-P super i/o chips.
3 Version: MPL 1.1/GPL 2.0/LGPL 2.1
5 The contents of this file are subject to the Mozilla Public License Version
6 1.1 (the "License"); you may not use this file except in compliance with
7 the License. You may obtain a copy of the License at
9 http://www.mozilla.org/MPL/
11 Software distributed under the License is distributed on an "AS IS" basis,
12 WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License
13 for the specific language governing rights and limitations under the License.
15 The Original Code is the Open Hardware Monitor code.
17 The Initial Developer of the Original Code is
18 Michael Möller <m.moeller@gmx.ch>.
19 Portions created by the Initial Developer are Copyright (C) 2009-2010
20 the Initial Developer. All Rights Reserved.
24 Alternatively, the contents of this file may be used under the terms of
25 either the GNU General Public License Version 2 or later (the "GPL"), or
26 the GNU Lesser General Public License Version 2.1 or later (the "LGPL"),
27 in which case the provisions of the GPL or the LGPL are applicable instead
28 of those above. If you wish to allow use of your version of this file only
29 under the terms of either the GPL or the LGPL, and not to allow others to
30 use your version of this file under the terms of the MPL, indicate your
31 decision by deleting the provisions above and replace them with the notice
32 and other provisions required by the GPL or the LGPL. If you do not delete
33 the provisions above, a recipient may use your version of this file under
34 the terms of any one of the MPL, the GPL or the LGPL.
39 using System.Collections.Generic;
41 using System.Threading;
43 namespace OpenHardwareMonitor.Hardware.LPC {
44 public class LPCGroup : IGroup {
45 private List<IHardware> hardware = new List<IHardware>();
47 private Chip chip = Chip.Unknown;
50 private ushort[] REGISTER_PORTS = new ushort[] { 0x2e, 0x4e };
51 private ushort[] VALUE_PORTS = new ushort[] { 0x2f, 0x4f };
53 private ushort registerPort;
54 private ushort valuePort;
57 private const byte CONFIGURATION_CONTROL_REGISTER = 0x02;
58 private const byte DEVCIE_SELECT_REGISTER = 0x07;
59 private const byte CHIP_ID_REGISTER = 0x20;
60 private const byte CHIP_REVISION_REGISTER = 0x21;
61 private const byte BASE_ADDRESS_REGISTER = 0x60;
63 private byte ReadByte(byte register) {
64 WinRing0.WriteIoPortByte(registerPort, register);
65 return WinRing0.ReadIoPortByte(valuePort);
68 private ushort ReadWord(byte register) {
69 return (ushort)((ReadByte(register) << 8) |
70 ReadByte((byte)(register + 1)));
73 private void Select(byte logicalDeviceNumber) {
74 WinRing0.WriteIoPortByte(registerPort, DEVCIE_SELECT_REGISTER);
75 WinRing0.WriteIoPortByte(valuePort, logicalDeviceNumber);
78 private const byte IT87_ENVIRONMENT_CONTROLLER_LDN = 0x04;
80 private void IT87Enter() {
81 WinRing0.WriteIoPortByte(registerPort, 0x87);
82 WinRing0.WriteIoPortByte(registerPort, 0x01);
83 WinRing0.WriteIoPortByte(registerPort, 0x55);
84 WinRing0.WriteIoPortByte(registerPort, 0x55);
87 internal void IT87Exit() {
88 WinRing0.WriteIoPortByte(registerPort, CONFIGURATION_CONTROL_REGISTER);
89 WinRing0.WriteIoPortByte(valuePort, 0x02);
93 private const byte FINTEK_VENDOR_ID_REGISTER = 0x23;
94 private const ushort FINTEK_VENDOR_ID = 0x1934;
96 private const byte W83627DHG_HARDWARE_MONITOR_LDN = 0x0B;
98 private const byte F71858_HARDWARE_MONITOR_LDN = 0x02;
99 private const byte FINTEK_HARDWARE_MONITOR_LDN = 0x04;
101 private void WinbondFintekEnter() {
102 WinRing0.WriteIoPortByte(registerPort, 0x87);
103 WinRing0.WriteIoPortByte(registerPort, 0x87);
106 private void WinbondFintekExit() {
107 WinRing0.WriteIoPortByte(registerPort, 0xAA);
111 if (!WinRing0.IsAvailable)
114 for (int i = 0; i < REGISTER_PORTS.Length; i++) {
115 registerPort = REGISTER_PORTS[i];
116 valuePort = VALUE_PORTS[i];
118 WinbondFintekEnter();
120 byte logicalDeviceNumber;
121 byte id = ReadByte(CHIP_ID_REGISTER);
122 byte revision = ReadByte(CHIP_REVISION_REGISTER);
128 logicalDeviceNumber = FINTEK_HARDWARE_MONITOR_LDN;
132 logicalDeviceNumber = 0;
139 logicalDeviceNumber = FINTEK_HARDWARE_MONITOR_LDN;
143 logicalDeviceNumber = 0;
150 logicalDeviceNumber = FINTEK_HARDWARE_MONITOR_LDN;
154 logicalDeviceNumber = 0;
161 logicalDeviceNumber = FINTEK_HARDWARE_MONITOR_LDN;
165 logicalDeviceNumber = 0;
169 switch (revision & 0xF0) {
171 chip = Chip.W83627DHG;
172 logicalDeviceNumber = W83627DHG_HARDWARE_MONITOR_LDN;
176 logicalDeviceNumber = 0;
180 switch (revision & 0xF0) {
182 chip = Chip.W83627DHGP;
183 logicalDeviceNumber = W83627DHG_HARDWARE_MONITOR_LDN;
187 logicalDeviceNumber = 0;
192 logicalDeviceNumber = 0;
195 if (chip != Chip.Unknown) {
197 Select(logicalDeviceNumber);
198 ushort address = ReadWord(BASE_ADDRESS_REGISTER);
200 ushort verify = ReadWord(BASE_ADDRESS_REGISTER);
203 if (chip == Chip.F71862 || chip == Chip.F71882 || chip == Chip.F71889)
204 vendorID = ReadWord(FINTEK_VENDOR_ID_REGISTER);
208 if (address != verify || address == 0 || (address & 0xF007) != 0)
213 case Chip.W83627DHGP:
214 W83627DHG w83627dhg = new W83627DHG(chip, revision, address);
215 if (w83627dhg.IsAvailable)
216 hardware.Add(w83627dhg);
221 if (vendorID == FINTEK_VENDOR_ID)
222 hardware.Add(new F718XX(chip, address));
225 hardware.Add(new F718XX(chip, address));
235 switch (ReadWord(CHIP_ID_REGISTER)) {
236 case 0x8716: chip = Chip.IT8716; break;
237 case 0x8718: chip = Chip.IT8718; break;
238 case 0x8720: chip = Chip.IT8720; break;
239 case 0x8726: chip = Chip.IT8726; break;
240 default: chip = Chip.Unknown; break;
243 if (chip != Chip.Unknown) {
244 Select(IT87_ENVIRONMENT_CONTROLLER_LDN);
245 ushort address = ReadWord(BASE_ADDRESS_REGISTER);
247 ushort verify = ReadWord(BASE_ADDRESS_REGISTER);
251 if (address != verify || address == 0 || (address & 0xF007) != 0)
254 IT87XX it87 = new IT87XX(chip, address);
255 if (it87.IsAvailable)
263 public IHardware[] Hardware {
265 return hardware.ToArray();
269 public string GetReport() {
273 public void Close() { }